As with the increase in data density the probability of error happening in data transfer has increased the need for error free coding technique is in greater demand. In this paper an optimal approach for the processing of self correcting logic in faulty condition during coding and decoding operation is developed. The process of digital designing and its evaluation for realization is presented. The implementation of proposed design on Xilinx-FPGA device is presented.
INTRODUCTION
Technology scaling, a reduction in operating voltages, and the increase in cache size and circuit complexity have been key enablers to achieving the performance improvement expectation dictated by Moore's Law. The resulting reduction in the node charge of circuit latches and cache cells has resulted in an ever-increasing soft error rate (SER) estimation for logic components. As technology has scaled, clear trends have emerged from one generation to the next that allow for SER estimates of future technologies to be made. While this approach worked well in previous technology generations, device scaling, and the resulting capacitance and power supply reductions are moving technologies into new regimes of SER sensitivity. Nanotechnology provides smaller, faster, and lower energy devices which allow more powerful and compact circuitry; however, these benefits come with a cost-the nanoscale devices may be less reliable. Thermal and shot-noise estimations alone suggest that the transient fault rate of an individual nanoscale device may be orders of magnitude higher than today's devices. As a result, we can expect combinational logic to be susceptible to transient faults in addition to storage cells and communication channels. Therefore, the paradigm of protecting only memory cells and assuming the surrounding circuitries (i.e., encoder and decoder) will never introduce errors is no longer valid.Traditionally, memory cells were the only circuitry susceptible to transient faults, and all the supporting circuitries around the memory (i.e., encoders and decoders) were assumed to be fault-free. As a result most of prior work designs for fault-tolerant memory systems focused on protecting only the memory cells. However, as we continue scaling down feature sizes or use sublithographic devices, the surrounding circuitries of the memory system will also be susceptible to permanent defects and transient faults. One approach to avoid the reliability problem in the surrounding circuitries is to implement these units with more reliable devices. However, from an area, performance, and power consumption point of view it is beneficial to implement encoders and decoders with scaled feature size or nanotechnology devices. Consequently, it is important to remove the reliability barrier for these logic circuits so they can be implemented with scaled feature size or nanotechnology devices. Almost all of the proposed fault tolerant encoders and decoders so far, use the conventional fault tolerant scheme e.g., logic replication or concurrent parity prediction to protect the encoder and corrector circuitry. That is, they add additional logic to check the correctness of the circuit calculation. In contrast, the technique introduced in this work exploits the existing structure of the ECC to guarantee the fault-secure property of the detector unit without adding redundant computations.
ERROR CODING
Various error coding techniques were proposed in past. Among these coding techniques the forward error coding technique is one of the optimal coding approaches. In forward error coding techniques Reed-Solomon (RS) coding technique is one of the optimal approaches. RS Code is from the family of cyclic check block codes. The instinct behind RS Code is using polynomials over a certain Galois Field (GF) to encode/decode the information symbols. RS code could be non-binary code but we are most interesting about its binary form when it is defined over GF (2 m ). In general, RS code over GF (2 m ) with length k'= 2 m −1 can reconstruct k=2 m −1−2t original data symbols with up to t errors by using matrix inversions and multiplications on a binary generator matrix of size m (2 m −1−2t)* m (2 m −1). RS Code is widely used in many products such as compact CD-ROM due to its good capability with burst errors. However, the decoding time of RS code increases as a proportion of k 2 so RS code becomes very inefficient as the length of message grows bigger. Thus, RS Code is considered as a kind of small block codes and often used when information has a small size. The modified approach of these coding techniques is the LDPC coding approach. Low-Density Parity-Check (LDPC) codes are simple parity check codes defined by parity-check matrices that are restricted to have a small number of 1's in each row and column as compared to the lengths of the column and row. The term, low-density implies sparse parity-check matrices. An LDPC code defined by an r£n sparse parity-check matrix, H can be also graphically represented by a bipartite graph depicted in Figure. 1. On the graph, each column and row of the sparse parity-check matrix are denoted as a variable (or left) and check (or right) nodes and represent a received coded symbol and a parity check, respectively. That is, the n th variable (check) node represents the n th column (row) of H. In a bipartite graph, a connection between a variable node and a check node is called an edge which corresponds to a non-zero term at the position indexed by the column and row. Each node has at least one edge, and the number of edges incident with a node is called the degree of the node. Thus, if a variable (check) node has d edges, the corresponding column (row) has d nonzero terms in H. A cycle is a walk through edges from a node to itself without visiting a node and edge again except the end nodes. The approach of this coding technique based on graph technique is proposed for the realization of a self correcting logic in Data I/O operation with memory interface.
SELF CORRECTING DATA INTERFACE
For the development of the suggested approach a self correcting data interface unit is developed. The approach for the realization of the suggested approach is shown in Figure 2 . For the processing the information bits are fed into the encoder to encode the information vector, and the fault secure detector of the encoder verifies the validity of the encoded vector. If the detector detects any error, the encoding operation must be redone to generate the correct codeword. The codeword is then stored in the memory. During memory access operation, the stored codewords will be accessed from the memory unit. Codewords are susceptible to transient faults while they are stored in the memory; therefore a corrector unit is designed to correct potential errors in the retrieved codewords. In this design all the memory words pass through the corrector and any potential error in the memory words will be corrected. Similar to the encoder unit, a fault-secure detector monitors the operation of the corrector unit. The Data bits stay in memory for a number of cycles and, during this period, each memory bit can be upset by a transient fault with certain probability. Therefore, transient errors accumulate in the memory words over time. In order to avoid accumulation of too many errors in any memory word that surpasses the code correction capability, the system must perform memory scrubbing. Memory scrubbing is the process of periodically reading memory words from the memory, correcting any potential errors, and writing them back into the memory. To perform the periodic scrubbing operation, the normal memory access operation is stopped and the memory performs the scrub operation. The functional description for the suggested processing unit is as presented below;
Encoder
Let be a Euclidean Geometry with n points and J lines. EG is a finite geometry that is shown to have the following fundamental structural properties: 1) Every line consists of p points; 2) Any two points are connected by exactly one line;
3) Every point is intersected by y lines; 4) Two lines intersect in exactly one point or they are parallel; i.e., they do not intersect. Let H be a Jxn binary matrix, whose rows and columns corresponds to lines and points in an Euclidean geometry, respectively, where h ij =1 if and only if the ith line of EG contains the jth point of EG, and h ij =0 otherwise. A row in H displays the points on a specific line of EG and has weight p. A column in H displays the lines that intersect at a specific point in EG and has weight y. The rows of H are called the incidence vectors of the lines in EG, and the columns of H are called the intersecting vectors of the points in EG. Therefore H, is the incidence matrix of the lines in EG over the points in EG. It is shown in that H is a LDPC matrix, and therefore the code is an LDPC code.
Corrector

1) One-
Step Majority-Logic Corrector: One-step majority logic correction is the procedure that identifies the correct value of a each bit in the codeword directly from the received codeword; This method consists of two parts: 1) generating a specific set of linear sums of the received vector bits and 2) finding the majority value of the computed linear sums. The majority value indicates the correctness of the code-bit under consideration; if the majority value is 1, the bit is inverted, otherwise it is kept unchanged. The circuit implementing a serial one-step majority logic corrector for (15, 7, 5) EG-LDPC code as shown in Figure above . This circuit generates parity-check sums with XOR gates and then computes the majority value of the parity-check sums. Since each parity-check sum is computed using a row of the parity check matrix and the row density of EG-LDPC codes are, each XOR gate that computes the linear sum has inputs. The single XOR gate on the right of Figure 3 corrects the code bit using the output of the majority gate. Once the code bit is corrected the codeword is cyclic shifted and code bit is placed at position and will be corrected. The whole codeword can be corrected in rounds. The proposed design is implemented using VHDL coding for its description. The simulation results obtained and the implementation detail over Xilinx FPGA device is as outlined below. Figure 4 . Obtianed timing observation for read operation.
RESULT OBSERVATION
The figure illustrates the write mode opertion for the proposed approach. The design of encoding operation for source reading and the conditions for during-error mode and error free mode is observed. The triggering opertion for redo operation during encoding operation is observed. It is observed that when an error is introduced the redo operation for performng the encoding operation is generated. This results in the elimination of error during encoding operation. Figure 5 . Obtianed timing observation for write operation.
The operation of decoding is observed and the obtained result is as shown above. From the observation it is observed that during writing operation if there is any error introduced either during storage or during reading operation for decoding operation. In case of error coding the decoder triggers the corrector units which intern apply the correction operation on fetched data resulting in error free coding.
The implementation for the proposed system is targeted for the Xilinx-FPGA device and the observations obtained the device utilization summary and the timing summary at the maximum frequency 28.046 MHz for the device obtained are as follows: Figure 6 . The RTL realization of the developed system on Xilinx V16000efg1156-7 device.
The logical interconnection for the targeted device obtained is as shown above.
The routing interconnection developed for the proposed system is observed as shown below. The logical placement for the logical block when implemented onto the targeted device obtained is shown in Figure 8 . The device uses the logical interconnections of such configurable block to realize the proposing logic.
The obtained power consumption report for the targeted device is as shown above. The device for the fault correcting unit consumes about 367mW power operation. The developed system is hence obtained with the specification of operating power of 360mW and with the operating frequency of 28.046MHz frequency.
CONCLUSIONS
In this paper, a fully fault-tolerant memory system that is capable of tolerating errors not only in the memory bits but also in the supporting logic including the encoder and corrector is presented. A Euclidean Geometry coding approach for the fault tolerance is developed. Using these FSDs a fault-tolerant encoder and corrector is designed, where the fault-secure detector monitors their operation and provides controlling signal for their operation.A unified approach to tolerate permanent defects and transient faults is also focused. This approach reduces the area overhead. With this technique to tolerate errors in the encoder logic, a reliable encoders and decoder logic is realized.
It is expected that devices become less reliable in smaller feature sizes and experience both more permanent defects due to the imperfect manufacturing process and more transient faults due to the effect of noise. Providing reliability is becoming constantly more challenging due to increase in both the device failure rate and system complexity up to the point that the conventional techniques will not be efficient enough or even capable of tolerating these error rates and complexity for the future generation systems. Hence we are going to provide robust defect-and fault-tolerant designs which include fine grained and global reliability techniques to achieve reliability in the systems. 
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